Verilog for迴圈範例1 reg[31:0]matrix[8:0]; always@(posedge clk)begin if(reset) for(idx=0; idx <9; idx = idx +1)begin matrix[idx] <= 0; end end